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Abstract—Iterative detection and decoding (IDD), combined
with spatial-multiplexing multiple-input multiple-output (MIMO)
transmission, is a key technique to improve spectral efficiency in
wireless communications. In this paper we present the—to the
best of our knowledge—first complete silicon implementation
of a MIMO IDD receiver. MIMO detection is performed by
a multi-core sphere decoder supporting up to 4×4 as antenna
configuration and 64-QAM modulation. A flexible low-density
parity check decoder is used for forward error correction. The
65 nm CMOS ASIC has a core area of 2.78 mm2. Its maximum
throughput exceeds 1 Gbit/s, at less than 1 nJ/bit. The MIMO
IDD ASIC enables more than 2 dB performance gains with
respect to non-iterative receivers.
I. INTRODUCTION
State-of-the-art wireless communication standards employ
multiple-input multiple-output (MIMO) technology with bit-
interleaved coded modulation (BICM) supporting high modu-
lation orders, advanced forward error-correcting (FEC) coding,
and rate adaptation. Receivers with close-to-optimum perfor-
mance reduce the signal-to-noise ratio (SNR) at which a given
data rate is reliably supported, thus maximizing the operating
range. Iterative detection and decoding (IDD) [1] enables near-
capacity operation and provides a performance advantage of
more than 2 dB over non-iterative receivers. As shown in
Fig. 1, in an IDD system detector and decoder exchange soft
information1. Both components repeatedly compute bit-wise
posterior L-values λp based on prior L-values λa provided
by the other component and then forward new extrinsic L-
values λe = λp − λa. Unfortunately, IDD entails considerable
complexity, especially in the context of MIMO. While recent
papers describe building blocks for IDD in MIMO systems
[2], [3], no complete MIMO IDD receiver has been reported
so far. Hence, the corresponding hardware architecture and
efficiency (in terms of area and energy) are still unknown.
Contributions: In this work, we present the first complete
MIMO IDD receiver suitable for emerging communication
standards such as IEEE 802.11n and WiMAX. For soft-in soft-
out (SISO) MIMO detection, the SISO sphere-decoder (SD)
implementation in [3] is used since it offers max-log maximum
a posteriori (MAP) optimality with full exploitation of MIMO
spatial diversity. Complexity can be reduced at run time to
take advantage of favourable channel conditions or relaxed
1Preprocessing for MT transmit and MR receive antennas includes sorted
QR decomposition to compute the upper-triangular matrix R ∈ CMT×MT ,
with H = QR, Q ∈ CMR×MT and QHQ = I, and the vector y˜ = QHy.
Fig. 1. MIMO IDD system model.
error rate requirements. Channel decoding is performed by
a decoder for quasi-cyclic (QC) LDPC codes [4], which
have excellent error-correction capabilities and are included
in various communication standards. As shown in Fig. 2,
the scalable architecture achieves communication performance
gains up to 2.5 dB at I = 4 iterations over a non-iterative
receiver (I = 1) at low SNR, for a target block error rate
(BLER) of 1 %. At high SNR the throughput exceeds 1 Gbit/s
with an energy well below 1 nJ/bit, almost equally distributed
between detector and decoder.
II. SYSTEM ARCHITECTURE
The core of the MIMO IDD receiver comprises two pro-
cessing elements (PEs), the MIMO detector and the channel
decoder, which exchange L-values through a shared L-memory
(Fig. 3). The two PEs operate on different granularities:
detection is performed symbol-wise by demapping each 2Q-
QAM modulated received vector y˜ to MTQ soft bits {λe};
decoding operates on an entire codeblock (CB) of NCB bits.
MIMO detection and channel decoding take turns in process-
ing each CB, resulting in an inefficient (50%) utilization of
16 18 20 22 24 26
SNR [dB]
10−3
10−2
10−1
100
B
LE
R
I = 4
I = 2
I = 1
I = 4
I = 2
I = 1
I = 4
I = 2
I = 1
R = 1/2
R = 2/3
R = 5/6
Fig. 2. Performance for 4×4 64-QAM with 802.11n LDPC codes (block
length 1944) in an i.i.d. Rayleigh-fading channel (assumed perfectly known).
Fig. 3. System architecture with interleaved schedule.
the PEs when only a single CB is considered. In this work,
this limitation is overcome by always processing two CBs,
stored in different L-memory blocks (CB1 and CB2), in an
interleaved fashion, as shown in Fig. 3. After each iteration, the
access to CB1 and CB2 is swapped transparently by switching
the multiplexers between the PEs and the L-memory ports.
A. Multi-Core MIMO Detector
The use of depth-first SISO sphere decoding presents several
architectural challenges, not only in implementing the algo-
rithm itself [3], [5], but also for system integration, mostly
due to the variable run-time of SD and its high computational
complexity at low SNR. To sustain a sufficient throughput
multiple SD instances can be deployed in a scalable multi-core
architecture (Fig. 4). Our reference implementation includes
five SD cores, which can be deactivated selectively by clock
gating as needed.
The double-buffered input of each SD unit is serviced by
a dispatcher that exploits the processing time to preload the
next received vector to be detected. At high SNR, the SD
cores approach their minimum run-time of only MT+2 cycles.
Hence, to avoid idle times, the dispatcher and the input mem-
ory are designed to provide a complete data set for detecting a
new received vector in each cycle. The input memory is split
into multiple banks to achieve the required bandwidth. For
each received vector requested by the dispatcher, an address
generation unit computes the addresses for the different banks
based on the vector index and based on the parameters MT,
Q, and NCB. The data is then aggregated in a single packet
and forwarded to the SD input buffers. A new read operation
is initiated by the dispatcher whenever at least one input
buffer is available. Unfortunately, the last vectors of a CB
are occasionally buffered in front of a busy core while at least
one other core is available. The resulting delay can be avoided
by connecting the input buffers in a ring and shifting queued
data from busy cores to idle cores (shuffler unit).
At the detector output, a collector forwards the results to the
shared L-memory. To avoid stalls of SD cores, the collector
acts as soon as an SD output buffer contains valid data,
transferring a complete λe vector per cycle. Since the SD run-
time may vary for each vector, the output must be written
back out-of-order based on the received vector index to avoid
costly reordering operations. The SD run-time is controlled
by soft (e.g., λe clipping) and hard (e.g., a maximum number
Fig. 4. Multi-core SD-based MIMO detector.
of cycles per vector or per CB) constraints [6], enforced by
the dispatcher. Different scheduling policies are supported,
such as maximum-first [6], ensuring at least successive in-
terference cancellation (SIC) detection (corresponding to the
minimum run-time) for all received vectors, and fair-share
scheduling, with equal maximum run-time for all vectors.
A post-processing λe correction step improves performance
in the presence of run-time constraints [6] by applying a
precomputed correction function, stored in a programmable
look-up table, to the L-values.
B. Channel Decoder
QC-LDPC codes are used in many standards such as IEEE
802.11n and WiMAX because they combine good error-
correction capabilities with a hardware-friendly, regular parity
check matrix structure, that can be described by an Mp ×Np
prototype matrix Hp. Non-zero elements of Hp correspond to
a cyclically-shifted Z × Z identity matrix. IEEE 802.11n for
example defines different Hp (with Np = 24 and variable Mp)
corresponding to different subblock sizes Z ∈ {27, 54, 81}
(ZMAX = 81) and code rates R ∈ {1/2, 2/3, 3/4, 5/6}.
The decoder used in this work [4] is run-time programmable
and can decode any QC-LDPC code that fits into the available
hardware resources. The corresponding architecture (Fig. 5)
processes one Hp element per cycle. To this end, Z L-values
are read in parallel and are cyclically shifted according to the
corresponding Hp entry. Z parallel node computation units
(NCUs) execute the layered offset-min-sum (OMS) algorithm
Fig. 5. LDPC decoder and writeback unit architecture.
Fig. 6. Switching scheme for the shared L-memory clock.
to update the L-values. The internal storage subsystem em-
ploys standard-cell based memories [7] to achieve the required
bandwidth and to reduce power consumption by fine-grained
clock-gating. The internal L-memory is partitioned into three
banks, each with Np = 24 words and a word width of 27 L-
values (each 5 bit-wide), selectively activated based on Z . In
the last LDPC iteration, a writeback unit reads and aligns the
{λp} computed by the decoder and the corresponding {λa}
stored in the shared L-memory, computes the new {λe} and
writes them back to the shared L-memory.
C. Shared L-Memory Architecture
The detector and the decoder exchange data through two
shared L-memory blocks (CB1 and CB2). Since both are
accessed either by the detector or by the decoder exclusively,
each of them has only one read and one write port (Fig. 3).
The internal structure has to cope with the different access
patterns of the PEs without hindering the throughput. While
the decoder transfers vectors of Z L-values, the detector
operates on MTQ-wide λe vectors. The shared L-memory is
designed to satisfy the maximum bandwidth, required by the
decoder. Both CB1 and CB2 are structured in three banks
with Np = 24 words of 27 L-values (each 5 bit-wide). Their
access ports match the internal L-memory of the decoder,
which simply redirects to the external memory the first read
and the last write access to each word (Fig. 5).
Since there is no integer relation between Z and MTQ
and since these parameters are run-time configurable, detector
accesses require an alignment unit to cyclically shift the
λe vector and align it within the memory word. Moreover,
detector accesses are frequently split across two memory
words, even within the same bank: for instance, for Z = 27,
MT = 4 and Q = 6, received vector 2 corresponds to L-values
25 to 27 in the first word and 1 to 21 in the second word of
the first bank. Single-cycle access is enabled for such cases by
a custom address decoder integrated into the employed latch-
based standard-cell memories. At a small address decoding and
alignment overhead, this approach effectively avoids multi-
cycle accesses and stalls in the PEs which would affect the
system throughput significantly.
To achieve the maximum possible throughput, the detector
and the decoder can operate at different asynchronous clock
frequencies. While control signals are synchronized by 3-
stage synchronizers at the clock domain boundary, each of the
two shared L-memory blocks is either synchronized with the
detector or the decoder. The switching is realized by selecting
one of the two clocks at the input of CB1 and CB2 as shown in
Fig. 6. To prevent glitches, a control unit ensures that the CB
select signals det cb sel and dec cb sel are complementary
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Fig. 7. Average system throughput and energy over SNR for a target BLER
of 1 % (4×4 64-QAM, NCB = 1944, R = 1/2) and chip micrograph.
and only toggle when both PEs are done processing (i.e., both
signals det running and dec running are low).
III. IMPLEMENTATION RESULTS
The proposed IDD architecture has been fabricated in a
65 nm low-power technology. The ASIC (Fig. 7) occupies
a total core area of 2.78 mm2, corresponding to 1.58 MGE
(one gate equivalent GE corresponds to a 2-input drive-1
NAND gate). The MIMO detector accounts for 55 % of the
area (872 kGE), with each SD core ranging between 140 and
145 kGE. The other main detector units are the input memory
(70 kGE), the collector and λe correction unit (23 kGE) and the
alignment unit (23 kGE). The LDPC decoder, with the write-
back unit, and the shared L-memory occupy 28 % (447 kGE)
and 13 % (210 kGE) of the total area, respectively. The max-
imum clock frequencies have been measured independently
for the two PEs. At nominal supply voltage Vdd = 1.2V, the
detector achieves 135 MHz2 and the decoder 299 MHz.
Fig. 7 shows the average coded throughput and energy
consumption over SNR of the complete IDD system for a
configuration with 4×4 64-QAM, NCB = 1944 and R = 1/2.
The run-time constraints of SD, I and the number of LDPC
inner iterations ILDPC are adjusted to achieve a target BLER of
1 % at the highest system throughput, which increases roughly
linearly with the SNR. For I = 2 the detector average run-
time per iteration slightly increases with respect to I = 1
due to the lower SNR; moreover, the system throughput
scales with 1/I , resulting in different slopes for I = 2 and
I = 1. Up to 21 dB the detector is slower than the decoder
(with ILDPC = 10) and hence determines the throughput.
In this regime voltage scaling could be exploited to reduce
the throughput gap, increasing the detector Vdd for a higher
throughput (up to 24 % at Vdd = 1.4V) and reducing the
decoder Vdd to save energy (up to 30 % at Vdd = 1.0V).
2Due to area constraints, the IO pads were placed only on three sides of
the chip, leading to an IR drop on the remaining side and a 20 % degradation
of the detector frequency; with only one core active at a time, the IR drop
decreases and the maximum frequency matches post-layout results (169 MHz).
TABLE I
MIMO DETECTOR COMPARISON
This work [2] [8] [9]
Number of antennas ≤ 4× 4 ≤ 4× 4 ≤ 4× 4 4× 4
Modulation order ≤ 64 ≤ 64 ≤ 64 64
Iterative MIMO decoding yes yes no no
CMOS tech. [nm] / Vdd [V] 65/1.2 90/1.2 65/1.2 130/1.3
Area [kGE] 872a 410 215a 114a
Uncoded
throughput
[Mbit/s]
SISO, 2 its. 66 378b - -
soft-out 194 757b 296b -
hard-out 1251 757 807c 655b
SIC 2710 757 2000 655
Area
efficiency
[Mbit/s/kGE]
SISO, 2 its. 0.08 0.92b - -
soft-out 0.22 1.85b 1.38b -
hard-out 1.43 1.85 3.75c 5.75b
SIC 3.11 1.85 9.30 5.75
Energy
[pJ/bit]
SISO, 2 its. 2690 500b - -
soft-out 920 250b 128b -
hard-out 180 250 47c 200b
SIC 90 250 19 200
a Required QRD not included because not executed at symbol rate.
b Suboptimal performance.
c This operating point [8] is assumed to be close to hard-out ML perfor-
mance in absence of more specific simulation data.
Above 21 dB the detector is fast enough to match the decoder
throughput, which is adjusted by decreasing ILDPC as the SNR
increases. In this operational range, the energy consumption of
the two components is similar with a slight prevalence of the
detector, which consumes 50 % to 65 % of the total energy.
A comparison with literature is difficult since typically the
focus is either on a single PE or on the complete baseband with
suboptimal receivers. Tab. I compares our SISO detector with
other detector implementations. Four cases are considered:
max-log-MAP optimal performance with I = 1 (soft-out) and
I = 2 (SISO, 2 its.), corresponding to the highest detection
effort; hard-out maximum-likelihood (ML) and SIC detection,
with worse performance, but also much lower complexity.
Our implementation is the only one to achieve max-log-
MAP optimal performance and with support for IDD, with
the corresponding area and energy costs. The detector in [2]
closes the performance gap to SISO sphere decoding (1.5 dB
for I = 1 and close to 1 dB for I = 2, with the same setup
used for Fig. 2 and R = 1/2 at a BLER of 1 %), however,
only under certain conditions and after several iterations [3].
Furthermore, the SD run-time constraints can be configured
to perform hard-out ML or SIC detection. In such scenarios,
the energy efficiency of our detector is in the range of the
implementations in [8] and [9], which do not have to cope
with the complexity of IDD and show a gap of 1 dB or more
from the respective optimal performance (max-log-MAP with
I = 1 for [8] and ML for [9]).
Tab. II compares different LDPC decoders and shows the
high efficiency, especially in terms of area, achieved in this
work with respect to state-of-the-art designs. By adjusting
ILDPC, the decoder also provides a mean to trade off per-
formance and energy efficiency. Therefore, the IDD receiver
combining the SD detector and the LDPC decoder is essen-
tially energy proportional, since the design spends only the
TABLE II
LDPC DECODER COMPARISON
This work [8] [10] [11]
Max. block length 1944 not spec. 2304 2304
CMOS tech. [nm] / Vdd [V] 65/1.2 65/1.2 65/1.2 130/1.2
Area [mm2] 0.78 3.60 3.36 3.03
Coded throughput [Mbit/s] 586a 235b 880a 728a
Area eff. [Mbit/s/mm2] 751 65 262 240
Energy eff. [pJ/bit/iteration] 21 156 13 47
a Maximum block length, code rate 5/6 and 10 iterations.
b Block length 768 bit, code rate 3/4 and 10 iterations.
energy necessary to achieve the required performance in a
given scenario.
IV. CONCLUSIONS
We have shown the first complete architecture and silicon
implementation of MIMO IDD, capable of extending the
operating range of a wireless communication system towards
channel capacity. Beside demonstrating the feasibility of IDD
in a practical system, the energy-proportional ASIC achieves
high throughput and energy efficiency in the operating range
typically covered by non-iterative and suboptimal receivers.
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